In this paper the authors describe GaN (gallium nitride) 
Introduction
GaN power transistors are currently available for applications that can be serviced with devices that are rated at 200 Volts and 12 Amperes. There are at present no GaN transistors capable of very high voltage and high current operation available in the open marketplace. GaN transistors are intrinsically suitable for high power operation because of the existence of the strong polarization field across the multilayer nitrides. The devices have high electron mobility and a wide band gap. They are potentially useful for operation within a high voltage, high power conversion system. Lateral GaN transistors, built using a low cost silicon (Si) substrate are currently widely believed to offer the best cost / performance of the various wide band-gap structures, [1, 2] . These lateral transistors have low capacitance, but conventional power transistor layout techniques limit the current handling capability. The layout technique presented here solves this problem and further allows large area devices to be built. These devices are GaN on SiC structures which are being transferred to a GaN on Si process. It is expected that GaN on Si processes will become ubiquitous. Eventually GaN on Si devices will gain a major share of the power switch market.
Figure 1. The die shown is 2x2 mm, it is a GaN on
SiC transistor designed to operate at 1200 Volts.
Device Layout Topology
Lateral GaN transistors normally use a ladder layout structure where each 'step' of the ladder is connected to a very wide common source and common bus electrodes. Electromigration issues and low inductance requirements dictate the use of these very wide bus electrodes. The bus must be large enough to accommodate the large number of bonds, needed to provide low inductance and resistance. If these large bus electrodes are placed over active area they increase capacitance, breakdown voltage risks, and bonding wire related reliability issues. If the bus electrode is placed outside active area the die yield per wafer is greatly reduced. The new design shown in Figure 1 uses twelve 150 micron diameter solder tipped copper posts spaced upon a 800 micron grid to connect to the source electrodes. The drain electrodes are connected to the back of the chip using 12 through-wafer vias. The corner post is the gate electrode connection.
The designs shown in Figure 2 illustrate the layout methods that have been typically used for high voltage lateral GaN transistors. These designs can be used for devices intended for operation up to 650 Volts. However because GaN devices have no avalanche endurance they have to be capable of withstanding stress voltages 20-25% higher than the rated voltage. This safety factor means that a 650V rated device must survive repeated voltage excursions that may reach 800V. Figure 2 that folds the drain and source power bus over the active area is unsuitable for the higher (>1200V) voltages shown in Table 1 . It also does not scale for high current operation because the width to length ratio becomes unacceptable and it generates an intense central hotspot.
The castellated topology design shown in Figure 3 that uses the copper posts and through wafer vias is compact, scaleable and it directs the major current path away from die. As a result, the current capability of the device is typically more than doubled. The off-chip bus connections can provide the required substantial metal thickness required to parallel connect the small isolated transistors. It is possible to formulate a simple relationship that allows various device layouts to be compared. The overall area of the device (A), i.e. die size; the current capacity (I E ), i.e. electromigration current limit; the on-resistance (R on ); the voltage specification (V) suitably derated, also needs to be taken in account. The Device Figure of Merit (DFOM) can be enumerated, for a given voltage rating, using the relationship:
In essence DFOM (Eq.1) is the current density per unit of on-resistance for the rated operating voltage of a practical transistor. The performance of the conventional ladder structure can be greatly improved if the metal of a conventional process is plated-up so that a 15 micron total thickness is achieved. This process step is however not available in conventional GaN process flows.
If there is a potential choice between processes i.e. multiple GaN foundry opportunities, the DFOM relationship is a useful measure. There are at present few foundry choices. A modification of the relationship can be used to allow a device layout topology to be optimized for a given process:
Here in the Layout Figure of Merit (LFOM) (Eq.2) W g replaces on-resistance term. Now W g -the gate width (mm); typically 50-200 mm for a large lateral power GaN power transistor, provides a simple measure of the efficacy of the layout chosen to achieve a given current, within a given overall die area, and for a specified operating voltage. Again I E must be calculated to meet the electromigration requirements and the area (A) must represent the entire chip area, not just the active area.
The so called "Specific On-Resistance" charts can be a very misleading indicator of GaN device performance. The problem of this measure is that some research groups take only the "active area" i.e. no finger width and no bus-bar structure into the area calculation. Published GaN device performance cannot be reliably assessed based upon "Specific OnResistance".
Not included in the LFOM is a recognition of the thermal effect upon saturation current limit and the on-resistance of the GaN transistor. Because of the high efficiency of the layouts that can be achieved using the matrix structure shown in Figure 3 , a balance has also to be struck between chip area efficiency i.e. topology gain, versus thermal resistance. The device shown in Figure 1 is a 2x2 mm GaN transistor using the advantageous island matrix layout. The die has been thinned to about 100 microns to reduce the thermal resistance. The issue is whether the exceptional current density achieved by solving the serious electromigration issues of lateral GaN transistors is obviated by the heat build-up in the minute die.
Component Integration
The best performance is obtained from GaN transistors that are normally-on. They are depletion mode (D-mode). To obtain the more convenient normally-off functionality, it is common practice to employ a cascode configuration where a conventional low voltage MOSFET is connected in series with the GaN transistor. This provides the required normallyoff operation.
As illustrated in Figure 4 , the normally-on GaN transistor can be the basis of series of enhanced integrated structures based upon the basic cascode circuit. The CMOS integrated circuit provides the required large NMOS transistor and a differential pre-driver Schmitt trigger input capability. The custom CMOS driver/GaN integrated device achieves switching needs of 70 V/ns and a delay of 8 ns. The input capacitances are less than 1pF and they can be driven from a pulse transformer. As in all cases of component integration where power devices are employed, there are design tradeoffs. The two primary concerns are lack of flexibility of the more complex structures and the thermal issues. The benefits include the design simplifications offered, the space saving, and the customer's reduced time to market. It is also possible to improve system circuit protection by including over temperature protection, control circuit under voltage lockout and thermal shutdown.
The most significant benefit of integration is however the reduction of inductance. The lowest possible inductance can be achieved by using a vertical stack where the GaN transistor is mounted directly atop the MOSFET. This arrangement, if used without bonds in the MOSFET source connection, provides inductance which is so low that it cannot be directly measured. If the inductance of the common node connection between the GaN transistor and the MOSFET is excessive, destructive voltage spikes can be produced. Unfortunately the close proximity of the two devices can lead to unmanageable thermal problems. A preferred arrangement using copper posts between the MOSFET and the GaN transistor is shown in Figure 5 . In this example the MOSFET is incorporated within a CMOS integrated circuit. This integrated CMOS driver can further incorporate the additional functions described above. Considerable added functionality can only be gained from the use of CMOS technology. The N channel devices that are provided by a modest 1 micron CMOS process can for example provide an on-resistance of less than 15mΩ within a 4-5 mm 2 area and less than 3mΩ within a 25-30 mm 2 area. Since very high voltage GaN transistors (650V-1700V) will have on-resistances of 7-15 times these values, the ohmic power dissipation will be approximately ten times larger in the GaN device. The CMOS circuit can therefore survive and operate because its ohmic losses do not result in excessive internal power loss. Its dynamic losses are minimal because it operates within voltage confines of the threshold voltage of the GaN transistor. This is typically 2.7-3.4 Volts for a HEMT device and 6-10 Volts for an insulated gate GaN transistor. The primary thermal concern centers around the performance of the GaN transistor. Its Ohmic losses dominate the overall losses of the integrated structure. Therefore, a further realistic concern is whether the large power dissipation and temperature rise experienced by the GaN transistor will affect the CMOS integrated circuit. Counter-intuitively, the copper posts used between the CMOS circuit and the GaN transistor play a minor role in directly raising the temperature of the CMOS driver as shown in Figure 6 . For each 2x2mm GaN matrix building block there are 12 copper posts used for the source connection as shown in Figure 3 , while the GaN substrate area is 4 mm 2 the copper posts total area is less than 0.2 mm 2 .
The primary issue is therefore simply reduced to whether the GaN transistor's heat rise is manageable within a conventional package.
Thermal and Mechanical Structure
The 'Matrix Building Block' illustrated in Figure 3 is a 2x2 mm die thinned to 100 microns. The basis of the thermal structure is provided in Table 2 where a 200 micron copper plate is expected to be attached to the GaN on SiC die. The plate conforms to a minimally sized package heat plate, representing a worst case condition. The thermal conductivity (k) is shown for the GaN layer, the SiC substrate, the die attach and the copper plate. The basic 2x2 mm GaN building block can form the basis of larger GaN transistors as shown in Figure 7 . The plating process used to form the copper posts can also be used to reposition and combine the gate electrodes as shown. Very large area structures can be contemplated because the individual islands are not connected together using limited thickness on-chip metal. Polyimide insulation is used over the entire top surface of the GaN die. The copper posts are positioned on the source electrodes of the GaN transistor. Used as a "flip chip" the GaN transistor can be driven on and off by MOSFETs which have custom layouts is designed to drive each of the GaN islands individually as shown in Figure 7 . As a result, neither the GaN transistor nor the MOSFET is required to pass very large currents at a single point. The current, in the case of the 4x4mm design shown, is shared between 48 dispersed separate structures. Both the GaN transistor and the CMOS driver have through -wafer vias. Current flow in these lateral structures is therefore essentially vertical and the key requirement of minimal inductance and thermal dispersion are achieved.
The Thermal Model
Lateral GaN transistors intended for high voltage operation have very large distances between the gate edge and the drain electrode. A device intended for operation above 1000 Volts may have, for example, 19 microns of gate drain spacing. Another 2 -3 microns are typically required for the gate and the space between the gate and the source. The heat dissipation takes place over the 20 -25 microns that constitutes their total channel length. The channel width (W g ) can range from 50 mm to over 200 mm. Taking the specific example of a 2x2mm device with a channel length of 22 microns (0.022 mm) and a W g of 50 mm the active area is just 1.1 mm 2 . The heating element (the channel) occupies only 27.5 % of the total chip area.
To avoid excessive heat concentration, the channel must be distributed evenly over the entire die. To assess the thermal success of a particular layout strategy it is necessary to use a sophisticated simulation program using realistic layout data. In the case of these simulations the ElectroFlo ® thermal analysis software was provided with the Ohmic Layer layout from the design files of the Matrix Building Block as shown in Figure 8 . The voltage field was solved in parallel, but coupled to the electrical power dissipation, while including the temperature dependent material properties. The case temperature is held at 50 o C in the simulation.
Using the model shown in Figure 8 , the simulated changes of saturation current and on resistance were compared with the actual change in current over the temperature range 25 o C to 200 o C. The result of this work is shown in Figure 9 . Figure 9 . The on-resistance and saturation current capability of the device can be accurately simulated. This is shown as data points-blue, data points-red, where they are compared with measured data over a wide temperature range.
The charts show the reduced saturation current, and similarly the on-resistance increase in the linear region with temperature. This behavior is vitally necessary in order for large area devices to share the load current evenly across the entire die under all conditions.
The Die Area Factor
The 2x2 mm Matrix Building Block can be used as the basis of very large devices. Because the plated up copper posts are provided post-process, the fabrication sequence can be used to re-position the gate electrode as shown in Figure 10 . Large area devices must scale correctly. This means that a concentrated, typically central, hotspot should not be generated under high current conditions. The simulation model assumes that the device operates in the linear region, that is, below saturation. The island layout disperses the high temperature area evenly across the die as shown in Figure 11 . No central hot-spot is created. As shown in Figure 11 the maximum current increases as expected as the die size is increased. The absence of a central confined hot spot ensures good scaling and the current capability shown for the 4x4 mm die is four times larger than the 2x2 mm die. The chart, Figure 13 shows that a current rating of 56 A and a temperature rating of 150 o C would be possible. However GaN devices, given forward bias, i.e. given a positive gate voltage and which are driven into saturation, can provide double the current shown.
Figure 13. The maximum current limit scales with die area for each temperature limit.
The transition to silicon substrates
Power GaN transistors are expected to be considered as replacements for silicon MOSFETs when they meet certain cost requirements. The key requirement is that a completely processed GaN on Si wafer can be purchased for less than $3 per cm 2 .This means that the 2x2 mm die used as a building block in this presentation would have a manufacturing cost of less than 12 cents. Subsequent integration with a suitable driver will significantly elevate the cost. The central cost-performance question is whether, at the key 650 V area of the market place, the MOSFETs can be displaced from their dominant market presence. Above 650 V the competition with SiC power transistors begins at 1200 V. Currently these are available for less than $20. These devices are normally-off.
While GaN on Si offers a compelling commercial opportunity; the central issue is cost vs. performance. The cost factors as related to the GaN transistor concern the wafer cost and the added value/cost related to the integrated driver. The performance is also very closely connected to the thermal management of the cascode structure.
The cascode advantage
Both the MOSFET structures, Si and SiC, are normally-off intrinsically. This advantage must be considered against the performance losses related to what is essentially a triode (a three electrode) structure. Miller effect demands that triode structures require high speed, low on-resistance drivers. The 
The chart compares devices based upon the on-resistance (R on ) and the total charge (Q g ) required to switch the device on. The chart shows the expected advantage of the cascode structures when they are carefully constructed using optimum devices. As shown a normally-on SiC transistor driven by an optimum MOSFET device achieves a FOM of 1.8 Ω•nC at 1200 V. Because GaN transistors have threshold voltages of between 3 and 10 times lower than SiC devices it is expected that GaN cascodes will achieve an additional advantage over MOSFETs. They will achieve a FOM of less than 0.1 at 650 V and less than 1 at 1200 V.
The prospect of achieving a 100 to 1 advantage over MOSFET switches has enticed numerous industry players. It is expected that several companies will introduce cascode devices in the near term. The advantages of the cascode can be lost if the low voltage MOSFET is badly chosen. The criteria for building a successful cascode design has been described previously [3] . In addition the added value provided by an integrated CMOS driver that provides the NMOS structure has been outlined.
The thermal factors for GaN on Si
As shown in Figure 2 the ladder structure is commonly used to build GaN devices. This ladder construct is the normal layout technique used for GaN RF power transistors. The RF transistors can have serious impedance matching problems because the transistors in the center of the ladder structure are at a higher temperature than the transistors at the end of the ladder. Cool transistors have a higher ft and behave as an excellent switch. High efficiency Class E and Class F RF power amplifiers can be constructed if the temperature rise of the structure can be held within strict limits.
The thermal limits of the ladder structure are not necessarily exposed when it is used by GaN on SiC transistors. The exceptionally low thermal resistance of a SiC substrate, especially when it is thinned to 100 microns is often sufficient to allow the transistor to function at an adequate level.
It not expected that GaN on Si substrates can be easily thinned to less than 250 microns. It is therefore necessary to compare alternative device layouts based upon the thermal issues that arise from the thicker silicon substrates.
Two designs are shown in Figure 15 . Here the channel width (W g ) for both devices is 125 mm, the channel length is 20 microns and the current flow is maximized. The ladder design is 2.7x3.8 mm and the island design is 2x4 mm. The ladder structure needs multiple bonds to achieve low inductance interconnect and large bond pads are provided. The ladder design shown in Figure 15 is 30 % larger than the island design. Neither design is optimized. The ladder structure can use vias and copper straps to reduce the die area. The island structure can provide a W g of almost 200 mm if the spacing between the islands is increased. As shown the die sizes are similar and in both cases the silicon substrate has been thinned to 250 micron.
The current sinking capability and resulting junction temperature is shown in Figure 16 . Figure 16 . The current sinking capability of the island layout is 24 % higher than the ladder structure. The ladder device requires a larger (30%) die size to accommodate the multiple bonds required to achieve low inductance.
The modeled devices have V gs set to 0 Volts while the drain voltage is increased in 1 V steps until a 150 o C maximum junction temperature has been reached. The device having the island layout delivers 24 % more current than the ladder structure layout. An optimized island design would deliver 80 % more current. In addition the island structure does allow easy integration in the CMOS stacked driver cascode configuration. The SiC substrate provides up to 38 % more current but it is not cost effective in most applications.
Conclusion
We have presented an advantageous approach for the integration of a CMOS custom circuit with a GaN transistor. The resulting hybrid structure provides the high voltage capability of the GaN device and the sophisticated functionality typical of CMOS integrated circuits. The issues described in this paper center around whether the resulting combination is viable from the thermal integrity viewpoint. The thermal issues become critical as the GaN transistors are built with silicon substrates. In particular the issue of scalability has been addressed. Devices have been built and tested using the 2x2 mm die. A custom CMOS design was used to implement the driver. The combination achieves a 70 Volts per ns transition when switching 500 Volts. The input circuitry is a differential Schmitt circuit with an input capacitance of less than 1 pF.
The expansion of the new design to very large area devices appears to be feasible based on the measured and simulation work that has been presented.
